VLSI Lab 3 rev. 1

Browse Source

...

This commit is contained in:

Aidan Sharpe

2024-11-20 11:36:57 -05:00

parent b2f070c6d6

commit e97b5244ef

29 changed files with 5813 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

BIN

7th-Semester-Fall-2024/VLSI/labs/lab-3/graphics/inv-drc-layout.png Normal file

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 27 KiB

BIN

7th-Semester-Fall-2024/VLSI/labs/lab-3/graphics/inv-layout.png Normal file

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 30 KiB

BIN

7th-Semester-Fall-2024/VLSI/labs/lab-3/graphics/inv-schematic.png Normal file

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 9.5 KiB

BIN

7th-Semester-Fall-2024/VLSI/labs/lab-3/graphics/inv-symbol.png Normal file

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 5.7 KiB

BIN

7th-Semester-Fall-2024/VLSI/labs/lab-3/graphics/nand_signals_1.png Normal file

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 77 KiB

BIN

7th-Semester-Fall-2024/VLSI/labs/lab-3/graphics/nand_signals_2.png Normal file

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 88 KiB

BIN

7th-Semester-Fall-2024/VLSI/labs/lab-3/graphics/tran-layout.png Normal file

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 29 KiB

BIN

7th-Semester-Fall-2024/VLSI/labs/lab-3/graphics/tran-schematic.png Normal file

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 10 KiB