VLSI Lab 3 rev. 1

This commit is contained in:
Aidan Sharpe
2024-11-20 11:36:57 -05:00
parent b2f070c6d6
commit e97b5244ef
29 changed files with 5813 additions and 0 deletions

View File

@ -0,0 +1,13 @@
from rtlsdr import RtlSdr
import numpy as np
import matplotlib.pyplot as plt
import scipy as sp
import asyncio
async def streaming():
sdr = RtlSdr()
async for samples in sdr.stream():
await sdr.stop()
sdr.close()