idk
This commit is contained in:
parent
ee11d3f6fe
commit
9aa8810f92
@ -2,6 +2,16 @@ import numpy as np
|
|||||||
import matplotlib.pyplot as plt
|
import matplotlib.pyplot as plt
|
||||||
|
|
||||||
N = 8
|
N = 8
|
||||||
|
|
||||||
|
# Analytic DFT
|
||||||
|
k = np.arange(N)
|
||||||
|
W_N = np.exp(-2j*np.pi*k/N)
|
||||||
|
plt.stem(k, -W_N)
|
||||||
|
plt.xlabel("$k$")
|
||||||
|
plt.ylabel("$W_N$")
|
||||||
|
plt.show()
|
||||||
|
|
||||||
|
|
||||||
n = np.arange(N)
|
n = np.arange(N)
|
||||||
x = (-1.0)**n
|
x = (-1.0)**n
|
||||||
DFT_8_point = np.fft.fft(x, 8)
|
DFT_8_point = np.fft.fft(x, 8)
|
||||||
|
@ -4,7 +4,7 @@
|
|||||||
|
|
||||||
#define SAMPLES_PER_MINUTE 256
|
#define SAMPLES_PER_MINUTE 256
|
||||||
#define SENSITIVITY 5
|
#define SENSITIVITY 5
|
||||||
#define THRESHOLD 0.04
|
#define THRESHOLD 0.2
|
||||||
#define ID 1
|
#define ID 1
|
||||||
#define DEBUG false
|
#define DEBUG false
|
||||||
|
|
||||||
|
@ -0,0 +1 @@
|
|||||||
|
,sharpe,dhcp-150-250-221-141,16.04.2024 10:35,file:///home/sharpe/.var/app/org.libreoffice.LibreOffice/config/libreoffice/4;
|
49
6th-Semester-Spring-2024/SysCon/Final Project/BuckBoost.asc
Normal file
49
6th-Semester-Spring-2024/SysCon/Final Project/BuckBoost.asc
Normal file
@ -0,0 +1,49 @@
|
|||||||
|
Version 4
|
||||||
|
SHEET 1 880 680
|
||||||
|
WIRE 0 64 -64 64
|
||||||
|
WIRE 176 64 96 64
|
||||||
|
WIRE 224 64 176 64
|
||||||
|
WIRE 320 64 288 64
|
||||||
|
WIRE 416 64 320 64
|
||||||
|
WIRE 176 80 176 64
|
||||||
|
WIRE 320 80 320 64
|
||||||
|
WIRE 416 80 416 64
|
||||||
|
WIRE -64 96 -64 64
|
||||||
|
WIRE 80 128 80 112
|
||||||
|
WIRE -64 240 -64 176
|
||||||
|
WIRE 80 240 80 208
|
||||||
|
WIRE 80 240 -64 240
|
||||||
|
WIRE 176 240 176 160
|
||||||
|
WIRE 176 240 80 240
|
||||||
|
WIRE 320 240 320 144
|
||||||
|
WIRE 320 240 176 240
|
||||||
|
WIRE 416 240 416 160
|
||||||
|
WIRE 416 240 320 240
|
||||||
|
WIRE -64 272 -64 240
|
||||||
|
FLAG -64 272 0
|
||||||
|
SYMBOL voltage -64 80 R0
|
||||||
|
WINDOW 123 0 0 Left 0
|
||||||
|
WINDOW 39 0 0 Left 0
|
||||||
|
SYMATTR InstName V1
|
||||||
|
SYMATTR Value 12
|
||||||
|
SYMBOL res 400 64 R0
|
||||||
|
SYMATTR InstName R1
|
||||||
|
SYMATTR Value 100
|
||||||
|
SYMBOL cap 304 80 R0
|
||||||
|
SYMATTR InstName C1
|
||||||
|
SYMATTR Value 1m
|
||||||
|
SYMBOL ind 160 64 R0
|
||||||
|
SYMATTR InstName L1
|
||||||
|
SYMATTR Value 450m
|
||||||
|
SYMBOL diode 288 48 R90
|
||||||
|
WINDOW 0 0 32 VBottom 2
|
||||||
|
WINDOW 3 32 32 VTop 2
|
||||||
|
SYMATTR InstName D1
|
||||||
|
SYMBOL nmos 0 112 R270
|
||||||
|
SYMATTR InstName M1
|
||||||
|
SYMBOL voltage 80 112 R0
|
||||||
|
WINDOW 123 0 0 Left 0
|
||||||
|
WINDOW 39 0 0 Left 0
|
||||||
|
SYMATTR InstName V2
|
||||||
|
SYMATTR Value PULSE(0 5 0 1n 1n 0.0004 0.001)
|
||||||
|
TEXT -98 296 Left 2 !.tran 2
|
22
6th-Semester-Spring-2024/SysCon/Final Project/BuckBoost.log
Normal file
22
6th-Semester-Spring-2024/SysCon/Final Project/BuckBoost.log
Normal file
@ -0,0 +1,22 @@
|
|||||||
|
Circuit: * C:\users\sharpe\Documents\Rowan\Rowan-Classes\6th-Semester-Spring-2024\SysCon\Final Project\BuckBoost.asc
|
||||||
|
|
||||||
|
Direct Newton iteration for .op point succeeded.
|
||||||
|
|
||||||
|
Date: Tue Apr 16 10:31:36 2024
|
||||||
|
Total elapsed time: 1.018 seconds.
|
||||||
|
|
||||||
|
tnom = 27
|
||||||
|
temp = 27
|
||||||
|
method = modified trap
|
||||||
|
totiter = 408437
|
||||||
|
traniter = 408431
|
||||||
|
tranpoints = 143631
|
||||||
|
accept = 133580
|
||||||
|
rejected = 10051
|
||||||
|
matrix size = 10
|
||||||
|
fillins = 0
|
||||||
|
solver = Normal
|
||||||
|
Avg thread counts: 1.0/1.0/1.0/1.0
|
||||||
|
Matrix Compiler1: 480 bytes object code size 0.2/0.2/[0.1]
|
||||||
|
Matrix Compiler2: 734 bytes object code size 0.1/0.2/[0.1]
|
||||||
|
|
16
6th-Semester-Spring-2024/SysCon/Final Project/BuckBoost.net
Normal file
16
6th-Semester-Spring-2024/SysCon/Final Project/BuckBoost.net
Normal file
@ -0,0 +1,16 @@
|
|||||||
|
* C:\users\sharpe\Documents\Rowan\Rowan-Classes\6th-Semester-Spring-2024\SysCon\Final Project\BuckBoost.asc
|
||||||
|
V1 N001 0 12
|
||||||
|
R1 N003 0 100
|
||||||
|
C1 N003 0 1m
|
||||||
|
L1 N002 0 450m
|
||||||
|
D1 N003 N002 D
|
||||||
|
M1 N001 N004 N002 N002 Si7336ADP
|
||||||
|
V2 N004 0 PULSE(0 5 0 1n 1n 0.0004 0.001)
|
||||||
|
.model D D
|
||||||
|
.lib C:\users\sharpe\AppData\Local\LTspice\lib\cmp\standard.dio
|
||||||
|
.model NMOS NMOS
|
||||||
|
.model PMOS PMOS
|
||||||
|
.lib C:\users\sharpe\AppData\Local\LTspice\lib\cmp\standard.mos
|
||||||
|
.tran 1.5
|
||||||
|
.backanno
|
||||||
|
.end
|
BIN
6th-Semester-Spring-2024/SysCon/Final Project/BuckBoost.op.raw
Normal file
BIN
6th-Semester-Spring-2024/SysCon/Final Project/BuckBoost.op.raw
Normal file
Binary file not shown.
BIN
6th-Semester-Spring-2024/SysCon/Final Project/BuckBoost.raw
Normal file
BIN
6th-Semester-Spring-2024/SysCon/Final Project/BuckBoost.raw
Normal file
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
@ -0,0 +1,6 @@
|
|||||||
|
<?xml version="1.0" encoding="UTF-8"?>
|
||||||
|
<MF0 version="1.1" packageUris="http://schema.mathworks.com/mf0/SlCache/19700101">
|
||||||
|
<slcache.FileAttributes type="slcache.FileAttributes" uuid="391a64f2-13f5-45fb-bd46-f6201c5f1efe">
|
||||||
|
<checksum>FsNdBVIwoIz8t9SYuH3U8w==</checksum>
|
||||||
|
</slcache.FileAttributes>
|
||||||
|
</MF0>
|
Binary file not shown.
@ -0,0 +1,6 @@
|
|||||||
|
<?xml version="1.0" encoding="UTF-8"?>
|
||||||
|
<MF0 version="1.1" packageUris="http://schema.mathworks.com/mf0/SlCache/19700101">
|
||||||
|
<slcache.FileAttributes type="slcache.FileAttributes" uuid="943b4573-c25d-41d9-846e-0b247055116b">
|
||||||
|
<checksum>FsNdBVIwoIz8t9SYuH3U8w==</checksum>
|
||||||
|
</slcache.FileAttributes>
|
||||||
|
</MF0>
|
Binary file not shown.
@ -0,0 +1,2 @@
|
|||||||
|
Simulink Coder project marker file. Please don't change it.
|
||||||
|
slprjVersion: 10.0_078
|
24
6th-Semester-Spring-2024/SysCon/Final Project/Draft1.log
Normal file
24
6th-Semester-Spring-2024/SysCon/Final Project/Draft1.log
Normal file
@ -0,0 +1,24 @@
|
|||||||
|
Circuit: * C:\users\sharpe\Documents\Rowan\Rowan-Classes\6th-Semester-Spring-2024\SysCon\Final Project\Draft1.asc
|
||||||
|
|
||||||
|
Limiting rise time of source v2 to 1.6e-07
|
||||||
|
Limiting fall time of source v2 to 1.6e-07
|
||||||
|
Direct Newton iteration for .op point succeeded.
|
||||||
|
|
||||||
|
Date: Tue Apr 16 21:35:31 2024
|
||||||
|
Total elapsed time: 843.348 seconds.
|
||||||
|
|
||||||
|
tnom = 27
|
||||||
|
temp = 27
|
||||||
|
method = modified trap
|
||||||
|
totiter = 114326713
|
||||||
|
traniter = 114326705
|
||||||
|
tranpoints = 33186575
|
||||||
|
accept = 24915937
|
||||||
|
rejected = 8270638
|
||||||
|
matrix size = 6
|
||||||
|
fillins = 0
|
||||||
|
solver = Normal
|
||||||
|
Avg thread counts: 1.0/1.0/1.0/1.0
|
||||||
|
Matrix Compiler1: 146 bytes object code size 0.3/0.2/[0.2]
|
||||||
|
Matrix Compiler2: 366 bytes object code size 0.2/0.3/[0.2]
|
||||||
|
|
14
6th-Semester-Spring-2024/SysCon/Final Project/Draft1.net
Normal file
14
6th-Semester-Spring-2024/SysCon/Final Project/Draft1.net
Normal file
@ -0,0 +1,14 @@
|
|||||||
|
* C:\users\sharpe\Documents\Rowan\Rowan-Classes\6th-Semester-Spring-2024\SysCon\Final Project\Draft1.asc
|
||||||
|
V1 N002 0 500
|
||||||
|
R1 N004 0 1000
|
||||||
|
L1 N003 N004 500µ
|
||||||
|
C1 N004 0 470µ
|
||||||
|
D1 0 N003 D
|
||||||
|
S1 N003 N002 N001 0 Switch1
|
||||||
|
V2 N001 0 PULSE(0 5 0 0 0 2.4u 4u)
|
||||||
|
.model D D
|
||||||
|
.lib C:\users\sharpe\AppData\Local\LTspice\lib\cmp\standard.dio
|
||||||
|
.tran 1
|
||||||
|
.model Switch1 SW(Ron=1 Roff=1Meg Vt=0.5 Vh=-0.4)
|
||||||
|
.backanno
|
||||||
|
.end
|
BIN
6th-Semester-Spring-2024/SysCon/Final Project/Draft1.op.raw
Normal file
BIN
6th-Semester-Spring-2024/SysCon/Final Project/Draft1.op.raw
Normal file
Binary file not shown.
BIN
6th-Semester-Spring-2024/SysCon/Final Project/Draft1.raw
Normal file
BIN
6th-Semester-Spring-2024/SysCon/Final Project/Draft1.raw
Normal file
Binary file not shown.
Binary file not shown.
BIN
6th-Semester-Spring-2024/SysCon/Labs/Lab8/SysConLab8.mlx
Normal file
BIN
6th-Semester-Spring-2024/SysCon/Labs/Lab8/SysConLab8.mlx
Normal file
Binary file not shown.
BIN
6th-Semester-Spring-2024/SysCon/Labs/Lab8/SysConLab8_Elise_1.mlx
Normal file
BIN
6th-Semester-Spring-2024/SysCon/Labs/Lab8/SysConLab8_Elise_1.mlx
Normal file
Binary file not shown.
Loading…
Reference in New Issue
Block a user