5 lines
88 B
Verilog
Executable File
5 lines
88 B
Verilog
Executable File
module Lab1(HEX0, SW);
|
|
input [7:0] SW;
|
|
output [7:0] HEX0;
|
|
assign HEX0 = SW;
|
|
endmodule |