Lab 2: Design and DC Simulation of an Inverter

For information on how to setup your account and Cadence environment, and on how to start running Cadence with GPDK045 cadence design kit, please refer the previous lab material, Cadence Lab-1.

For a full custom cadence design (as opposed to a semi-custom or coded/synthesized design), the design process starts by creating a schematic design. The schematic is then simulated to verify operation and optimize performance. As the next step, a layout design of the schematic is generated and checked for physical Design Rule Check (DRC). A netlist is then extracted from the layout design, and a Layout vs. Schematic (LVS) comparison is run to ensure the layout matches the schematic. Finally with the extracted netlist from the layout, the layout design is simulated to observe the effect of *parasitics*. This is called *post layout simulation*, and it reflects more close performance of the design when it comes in a fabricated chip.

As the first step for a full custom cadence design, this lab will deal with a schematic design for the simplest CMOS logic gate, inverter, and perform DC simulations on the schematic to verify its functionality and Voltage Transfer Curve (VTC).

1) Launch Cadence:

- a. Connect to the cadence server (cadence03.rowan.edu), using your Rowan network ID and password (refer previous lab material for more info.).
- b. After logging in, <u>set the Cadence environment</u> by sourcing cds.setup file:
 > source cds.setup
- Move to your Cadence work directory and then start Cadence there:
 > cd cadence

>> virtuoso &

- d. You will get two windows, CIW and Library Manager, and the Library Manager should list three GPDK045 libraries and the one you created, e.g., Lab, during the last lab. If the Library manager doesn't open it can be opened from the CIW window.
- 2) Draw a Schematic for a CMOS inverter:
 - a. From the **Library Manager**, create a <u>new **Schematic** view</u>, with a name **invx**, under your work library. Choose **Schematics XL** for the *Application/Open with*, and **check** for the *checkbox*.

b. From the menu bar, choose Create -> Instance, or type its hotkey i. Then navigate for the components you want to place, specify its property, and then place it onto the Schematic Editor.

Use the components **nmos1v** and **pmos1v** from the library **GPDK045** for nMOS and pMOS transistors, and choose other ideal components from the library **analogLib**.

Change your gate source voltage to vin.

Below are example properties chosen for transistors with variables **wn** & **wp** for widths of nMOS & pMOS, respectively. You do not need to change every parameter under that instance, once you change the total width the rest of the values will adjust.

(Note that the minimum transistor width for the gpdk 45nm CMOS is 120nm)

Apply To only current	t 🔽 instance 🔽				Apply To only cut	rrent 🔽 instance 🔽		
Show system	⊻ user 🗹 CDF				Show syst	em 🗹 user 🗹 CDF		
Browse	Reset Instance Labels Display				Browse	Reset Instance Labels Display		
Property	Value	Display			Property	Value	Display	
Library Name	pdk045	off			Library Name	gpdk045	off	
Cell Name nr	noslv	value			Cell Name	pmos1v	value	
View Name s	ymbol	off			View Name	symbol	🗸 off 🔽	
Instance Name	мо	off			Instance Name	PMO	off	
	Add Delete Modify					Add Delete Mo	dify	
CDF Parameter	Value	Display			CDF Parameter	Value	Display	
Aodel Name	g45n1svt		off		Model Name	g45p1svt		off
Aultiplier	1		off		Multiplier	1		off
ength	45n M		off	•	Length	45n M		off
inger Width	iPar("w") / iPar("fingers") M		off	•	Finger Width	iPar("w") / iPar("fingers") M	off
otal Width	wn M		off		Total Width	wp M		off
ingers	<pre>ceil((iPar("w") - 5p) / iPar("</pre>	threshold"))	off		Fingers	ceil((iPar("w") - 5p) / iP	ar("threshold"))	off
olding Threshold	10u M		off		Folding Threshold	10u M		off
Diff Cont	✓		off	-	Diff Cont	⊻		off
Sate Connection	None		off	-	Gate Connection	None		off
Jse DFM Rules	Minimum		off		Use DFM Rules	Minimum		off
/D Metal Width	60n M		off		S/D Metal Width	60n M		off
/D Connection	None		off		. S/D Connection	None		off
witch S/D			off		Switch S/D			off
Bodytie Type	None		off		Bodytie Type	None		off
dit Area & Perim			off		Edit Area & Perim			off
Drain diffusion area	(iPar("fw") < 119.5n) ? ((floo	r(iPar("fingers") off		Drain diffusion area	(iPar("fw") < 119.5n) ? ((floor(iPar("fingers'	") off
ource diffusion area	(iPar("fw") < 119.5n) ? ((((50	n > ((iPar("sdMt	1) off		Source diffusion area	(iPar("fw") < 119.5n) ? ((((50n > ((iPar("sdM	t 11 off
rain diffusion periphery	(iPar("fw") < 119.5n) ? ((floo	r(iPar("fingers") off		Drain diffusion periphery	(iPar("fw") < 119.5n) ? ((floor(iPar("fingers'	") Off
ource diffusion periphery	(iPar("fw") < 119.5n) ? (((2 *	(50n > ((iPar("	s, off		Source diffusion periphery	(iPar("fw") < 119.5n) ? (((2 * (50n > ((iPar("s off
rain diffusion res squares	(iPar("fw") < 119.5n) ? ((floo	r(iPar("fingers") off		Drain diffusion res squares	(iPar("fw") < 119.5n) ? ((floor(iPar("fingers'	") off
ource diffusion res squares	(iPar("fw") < 119.5n) ? ((((50	n > ((iPar("sdMt	11 off		Source diffusion res square	5 (iPar("fw") < 119.5n) ? ((((50n > ((iPar("sdM	t 1) off
oft 5/D Longth (5A)	(10(16-1) + 110 F=) 2 (F0- +	((i)) (!!	a off		Left S/D Length (SA)	(iPar("fw") < 119.5n) ? (5	On > ((iPar("sdMt1W	id off



- c. Use hotkey "L" (not case sensitive) to change the net names to "vin" and "vout" to make the calculations later in the lab easier. (note: These are case sensitive)
- d. Don't forget to do **Check and Save** the schematic view, and make sure there are no errors.

Useful Editing Hot Keys:

The following "hot keys" are available for the schematic editing tool.

- Press 'i' to add instances (components)
- Press 'q' on the device/instance selected to edit properties of the device
- Press 'w' to add wires
- Press 'f' fit the schematic in your schematic window
- Press 'I' to label a wire
- Press 'u' to undo an operation in the schematic window
- Press 'm' to move objects
- Press 'DEL' key to delete objects
- Press 'p' to add pins
- Press 'z' to zoom in the window
- Press 'shift+z' to zoom out the window
- Press '**Up**' and '**Down**' arrow keys to move up and down within a schematic
- Press 'ESC' key to terminate an operation in the schematic window

- 3) Launch Spectre simulator and setting it up:
 - a. In the **Schematic Editor**, go to Toolbar, and Launch **ADE EXPLORER** and create a new view.
 - b. Verify the model library and change section to "tt".



c. Load and define variables:

From **ADE Editor**, choose *Variables -> Copy From Cellview*. It will get all the variables you defined in the Schematic Editor, *vin*, *wp*, and *wn*. Set their default values, e.g., vin=1.5V, wp=240n, and wn=120n.

d. Simulation setup:

From **ADE Editor**, choose *Analyses -> Choose*. You can choose a type of simulation and set conditions. Below is for a DC simulation over a range of variable sweep (*vin*=0:0.025:5).

R Choosi	ng Analy	/ses A	DE L (3)@	@caden ×
Analysis	🔾 tran	.e dc €	hoosing An	alyses ADE L (3)
ĺ ĺ	⊖ xf	🔾 sens	🔘 dcmatch) 🔾 acmatch
	🔾 stb	🔾 pz	🔾 sp	🔾 envip
	🔾 pss	🔾 рас	🔾 pstb	🔾 pnoise
	🔾 pxf	🔾 psp	🔾 qpss	🔾 qpac
	🔾 qpnoise	🔾 qpxf	🔾 qpsp	🔾 hb
	🔾 hbac	🔾 hbnoise	🔾 hbsp	
		DC Analy	sis	
Save DC Op	erating Poin	t 🗌		
Hysteresis S	weep			
Sweep Vari Tempera Design ¹ Compon Model P	iable ature Variable ent Parameti 'arameter	Varia er	ble Name 🗸 Select Desi	in Ign Variable
Sweep Ran Start-Sto Center-3	ge op S Span	itart 0	Sto	p 5
Sweep Typ Linear	e	● Step S ○ Numbe	iize er of Steps	0.025
Add Specific	Points 📃			
Enabled ⊻				Options
	<u>0</u> K	<u>C</u> ancel	Defaults	Apply <u>H</u> elp

e. Set outputs:

From **ADE Editor**, choose *Outputs ->To Be Plotted -> Select On Design*. This will activate the Schematic Window allowing you to pick which signals (nets/wires/pins) you would like to have plotted during the simulation. Alternatively, you can select *Outputs ->To Be Saved -> Select On Design*, to capture data that you will need for later calculations but don't need to plot.

In the Schematic Window click on the wire and/or pin that are the input and the output of the inverter. Typing the **ESC** key will complete the output selection.

Below setting is for a case where the nets vin & vout and the pins PO/S (source of pMOS) & NO/D (drain of nMOS) are chosen to plot or save the input & output voltages and the currents through pMOS & nMOS, respectively. Among the outputs to be saved, the voltage *vout* is chosen to be plotted after each simulation.

🗃 invx 🛛 🗵	📑 maestro	x			
Outputs Setup	Run P	review ×			
Name	Туре	Details	Plot	Save	Spec
	signal	/vout	¥	¥	
	signal	Avin		V	
	signal (I)	/NM0/D		V	
	signal (I)	/PM0/S		¥	

f. Save the simulation setup:

The ADE state can be saved so that the settings do not need to be manually entered each time you want to simulate the design.

- To save the setting, in the ADE Editor, select Session -> Save.
 The "Save As" field does NOT have to be a unique name for all designs, since the state is saved within the directory of the current cell view.
- To load a saved setting, in the ADE Editor, select Session -> Load State.
 You can load any saved state, by browsing and choosing the one you want to load. You will like this to save your time later on.
- 4) Run the simulation
 - a. Extract netlist:

Before performing the simulation, you should create a netlist of your circuit, and it can be done in **ADE Editor**, by choosing *Simulation -> Netlist -> Recreate*. It will pop a window up that lists the netlist. You can close the netlist window.

b. Run simulation:

For a single simulation, you can simply push the *green run button* in the **ADE Editor** window. (Tip: The green run button is for 'netlist and run' which means clicking on the button firstly extracts the netlist and then runs the defined simulation, so you may skip the previous step of netlist extraction.) When the simulation is completed, it will open a result window for the chosen outputs, like below:



5) Analysis with Calculator (Noise Margin):

We're going to use the Calculator to compute the noise margin from the Voltage Transfer Curve (VTC) of the inverter.

[Pro Tip: The calculator utilizes information from the output files generated by the simulation, not the circuit. Remember those pins and nodes we didn't plot but saved, we now need those to perform calculations on.]

To open with the Calculator tool, from the **waveform window** choose *Tools-> Calculator*. <u>*Tips*</u>: The Calculator works with a "stack" in which you first input one or more operands (waveforms) and then you perform an operation on them, which implies that in order to compute '3-2' you should stack '2' first then '3', and then compute '3-2' by pressing '-'.

To calculate the *Noise Margin*, you will need to handle the VTC. (For details about the definitions of noise margins, please refer the lecture material.)

Find and select *vs* from the Calculator, and then click the *vout* net from the schematic window. That will display **VS("/vout")** in the Calculator.



Then search for a special function *deriv* and click on it. <u>(DO NOT JUST TYPE THESE</u> <u>EQUATIONS IN, USE THE FUNCTION PANEL AND REMAKE THEM SO YOU</u> <u>UNDERSTAND HOW TO USE THE CALCULATOR IN THE FUTURE.</u>]



That will display **deriv(VS("/vout")**). Then add this to the expression editor.



If you hit enter in the calculator you can save these expressions in the stack and recall them later.

To calculate V_{IL} , V_{IH} , V_{OH} , and V_{OL} , following expressions can be used (the first 2 are fairly straign forward but I added pictures for the last 2):

- V_{IL}: cross(deriv(VS("/vout")) -1 1 "either" nil nil)
 - \Rightarrow Finds the lower input voltage at which the VTC slope equals -1
- VIH: cross(deriv(VS("/vout")) -1 2 "either" nil nil)
 - \Rightarrow Finds the upper input voltage at which the VTC slope equals -1
- Voh: value(VS("/vout") cross(deriv(VS("/vout")) -1 1 "either" nil nil))
 - \Rightarrow Finds the vout for the input vin=V_{IL}

🚻 Virtuoso (R) Visualizat	ion & Analysis XL calculator@cadence03.rowan.edu -	- 🗆 🗡
<u>File Tools View Options</u>	<u>C</u> onstants <u>H</u> elp	cādence
In Context Results DB:	/home/fiftha7/simulation/Lab_2/invx/maestro/results/maestro/ExplorerRun.0/1/Lab_2_invx_1/psf	- 6
Lab_2_invx_1	U Vt Vt </td <td></td>	
Off O Family O Wave	🗹 Clip 🖏 🐙 Append 🔽 Rectangular 🔽 🍪 📑	
Key P S value 7 8 9 / 4 5 6 * 1 2 3 -	/S('Aout') cross(derM(/S('/Vout'))-1 1*ether*nit nit nit)]	
		(21)
value(cross(der/wVS(*/vo cross(der/wVS(*/vout")) - cross(der/wVS(*/vout")) cross(der/wVS(*/vout")) der/wVS(*/vout")) der/wVS(*/vout")) ider/wVS(*/vout"))	urt])-11*ether*nin (ni) VS(*/vout")) 11*ether*nin (ni) 11*ether*nin (ni) 11 12*ether*nin (ni) (ni))	_
Function Panel		<i>6</i> >
special Pulicuons		
Value Signal	Vs(/vout) recorded/05(Security) 1.1 mithor ellell ell.)	
Interpolation method	linear	
Number of occurrences	single	
Period (required for multiple)		
Plot/print vs.	time	
Extrapolate	on	
	QK Apply Defa	ults <u>H</u> elp <u>C</u> lose
Function Panel Expression E	Editor	
status area		×
19		

Vol:

⇔

- value(VS("/vout") cross(deriv(VS("/vout")) -1 2 "either" nil nil))
 - \Rightarrow Finds the vout for the input vin=V_{IH}

File Tools View Options	Constants Help											cāde	nce
In Context Results DB:	/home/fiftha7/simula	ition/Lab_2/invx	maestro/result	s/maestro/Exp	lorerRun.	0/1/Lab_2	_invx_1/p	if					6
🔅 Lab_2_invx_1 🔽	vt vf it if	 vdc idc is 	0 os 0	op 🔾 ot opt 🔾 var	O mp	○ vn ○ vn2	⊖ sp ⊖ zp	⊙ vswr ⊖ yp	⊖ hp ⊖ gd	⊖ zm ⊖ dat	ta		
Off Family Wave Key P Ø × value 7 8 9 / 4 5 6 * 1 2 3 -	Clip W Past	(VS("/vout")) -1 2	either" nil nil	nil)	<u>, 8</u>								
0 ± . + .	insert #9		* 📑 🚈	J≝∣᠀	¢								8
cross(deriv(VS("/vout")) - cross(deriv(VS("/vout")) -	1 1 "either" nil nil nil))											
image: wide of the second se	2 'eitner' nii nii nii												
deriv(VS("/vout")) deriv(VS("/vout")) deriv(VS("/vout")) Function Panel	I 2 "ettner" nii nii j)											6.)
deriv(VSC"/vout")) deriv(VSC"/vout")) deriv(VSC"/vout")) Function Panel Special Functions													8 X
deriv(VS('Nout')) deriv(VS('Nout')) deriv(VS('Nout')) function Panel Special Functions value Signal Interpolato method Interpolato method	2 entree Minite Init VS("/vout") cross(deriv(VS("/vou linear	t")) -1 2 "either"	nil nil nil)										6) •
deriv(VS('/vout')) deriv(VS('/vout')) deriv(VS('/vout')) function Panel Special Functions value Signal Interpolate at Interpolation method Number of occurrences Pecial (required for multiple)	VS('/vout') ross(deriv(VS('/vou linear single	t")) -1 2 "either"	nil nil nil)										
deriv(VS('/vout')) deriv(VS('/vout')) deriv(VS('/vout')) function Panel Special Functions value Signal Interpolate at Interpolation method Number of occurrences Period (required for multiple) Ploutprint vs. Extrapolate	VS('/vout') cross(denv(VS('/vou linear single time on	t()) -1 2 "either"	nii nii nii)										
deriv(VS("Nout")) deriv(VS("Nout")) deriv(VS("Nout")) function Panel Special Functions value Signal Interpolation method Number of occurrences Period (required for multiple) Plouprint vs. Extrapolate	VS('/vout') cross(dern(VS('/vou linear single time on	t"))-1 2 "either"	nil nil nil)						QKA	L (ylqq	Qefaults)	Нер	e : · · · · ·
deriv(VS("Nout")) deriv(VS("Nout")) deriv(VS("Nout")) deriv(VS("Nout")) function Panel Special Functions value Signal Interpolate at Interpolation method Number of occurrences Period (required for multiple) Plot/print vs. Extrapolate Function Panel Expression I	VS('/vout') cross(deriv(VS('/vou linear single time on	t'))-1 2 "either"	nil nil nil)						QK A	pply) []	Defaults	Help) (Close

Then the noise margins can be calculated as: $NM_L = V_{IL}-V_{OL}$, $NM_H = V_{OH}-V_{IH}$. Your calculator should look like the image below when completed. Notice I saved each calculation in my Expression editor but didn't plot 2 intermediate steps, that's okay those were needed for the calculation.

⇔

🚺 Vi	rtuoso ((R) Visualization & Analysis XL calculator@cadence03.rowan.edu -	\Box \times
<u>F</u> ile <u>T</u>	iools <u>V</u> i	ew <u>O</u> ptions <u>C</u> onstants <u>H</u> elp	cādence
	n Contex	t Results DB: /home/fiftha7/simulation/Lab_2/invx/maestro/results/maestro/ExplorerRun.0/1/Lab_2_invx_1/psf	- 6
🔅 La	b_2_invx_	_1	
Off Off	🔾 Farm	nily 🔾 Wave 🔽 Clip 🖏 🐙 Append 🔽 Rectangular 🔽 🥙 📳	
Key P 7 8 4 5 1 2 0 1 Stack 2 V V V V		Image: Second	<u>ල</u> ි)
	ross(deri ross(deri	iv(VS("/vout")) -1 1 "either" nil nil) iv(VS("/vout")) -1 2 "either" nil nil nil)	
Expre	ssion Ed	litor	đ y
ReEval	expr exp	🍧 EP 🗽 🗔 🔀 Eval 🚛 🔅	
Plot	Names	Expressions Value	
	E0 E1 E2 E3 E4 E5 E6	deriv(VS("/vout")) 11 "either" nil nil nil) cross(deriv(VS("/vout")) 12 "either" nil nil nil) value(VS("/vout") cross(deriv(VS("/vout")) 11 "either" nil nil nil) value(VS("/vout") cross(deriv(VS("/vout")) 12 "either" nil nil nil) cross(deriv(VS("/vout")) 1 "either" nil nil nil) cross(deriv(VS("/vout")) 1 "either" nil nil nil)	
Functio	on Panel	Expression Editor	
The eva	luated va	Jues might be incorrect because the expression value(VS("/vout") cross(deriv(VS("/vout")) -1 1 "either" nil nil nil)), on which other expression is dependent of the expression of the expressi	endent, has t

Computed results can be printed in the Calculator window or plotted in the waveform window. Meaning that if there is a single value it will just display that number and if there is a plot it will plot.

Click Eval in the expression editor and then add that expression to the calculator.

Expre:	expr exp	itor * 👔 🕞 Evol 🚛 🔅	
Plot	Name	Expressions	Value
v		deriv(VS("/vout"))	Evaluated
~	E1	cross(deriv()S(")rout")) -1 1 "either" nil nil)	Evaluated
 	E2	cross(deriv(VS("/vout")) -1 2 "either" nil nil)	Evaluated
	E3	value(VS("/vout") cross(deriv(VS("/vout")) -1 1 "either" nil nil nil))	
	E4	value(VS("/vout") cross(deriv(VS("/vout")) -1 2 "either" nil nil nil))	
~	E5	value(VS("/vout") cross(deriv(VS("/vout")) -1 1 "either" nil nil nil))-cross(deriv(VS("/vout")) -1 2 "either" nil nil)	Evaluated
~	E6	cross(deriv(VS("/vout")) -1 1 "either" nil nil)-value(VS("/vout") cross(deriv(VS("/vout")) -1 2 "either" nil nil))	Evaluated
⊻	E6	cross(deriv(VS("/vout"))-1 1 "either" nii nii -value(VS("/vout") cross(deriv(VS("/vout"))-1 2 "either" nii nii))	Evaluated

Then you can plot.



Below is a case where the results of *deriv(VT("/vout"))* is appended in blue to the *VT("/vout")* waveform in red.



Q: What voltage is the switching point located? Why is it not Vdd/2?

Activity: Find the Noise Margins for logic levels LOW and HIGH.

6) Parametric Analysis:

Now we want to see how the noise margin changes over a range of transistor sizes. To run the simulation with a parameter sweep, select the 3 dots next to the design variable you want to adjust.

	0.025 Linear Step Size Start-Stop	I
Click to add and	alysis	
🗄 灥 Design Varia	bles	
- 薗 vin	1.5	
- 函 wn	120n	
- 剧 wp	240n 🕜	
Click to add var	iable	
🗄 🗹 🚳 Paramete	ers	
🕂 🖌 🗐 Corners		

Below is the Parametric Analysis setting for the *wp* sweep.

		Center/Span%
Values: 24	40n	Inclusion Exclusio
From/To		
Step Type	Logarithmic	From 120n
	. 5	To 360n

Obviously a 120n size will make the n:p ratio 1:1 instead of the normal 1:2 and the 360n will give a 1:3 ratio. You should choose sizes that make sense for your application.

After creating netlist from the **ADE Editor** (*Simulation -> Netlist -> Recreate*), you can run the parametric simulation by clicking the *green run button*. The waveform window will pop up when the analyses are completed. It should look like this:



With the expressions stacked in the Calculator, you can now draw the trend of noise margin over the range of transistor size. The calculator has a "Append" setting with a dropdown menu, select "New Subwindow" to save a plot to a new window. You will need to change this back to "Append" for adding plot likes to a single plot.

In the below waveform window, the first section displays the VTC over the sweep range, the 3rd panel shows the slopes of VTC (in other words, gain), the 2nd one shows the computed V_{IL}, V_{IH}, V_{OH}, and V_{OL}, and the 4th one shows the NM_H and NM_L. [Note: These equations have already been created, you only need to apply them to the current setup with a changing "wp".]



If you successfully get similar graphs showing the trends of noise margins, you're done for this lab. Please summarize what you've learned in this lab and put all relevant results into your report, and qualitatively compare the results you got against the theoretical expectations.

Lab report Submission:

Please use the AppNote format provided on Canvas. Please do not make your own 2 column report, I can see the difference. Don't use google docs, the formatting is not saved when converting, use word. If you do not have word on your personal computer, you're in luck, your virtual student desktop has the full 365 suite... please use it.

Part Reference list for the gpdk045 library: 11.1 Mosfets

- nmos1v 1.1 volt nominal Vt NMOS transistor
- nmos1v_3 1.1 volt nominal Vt NMOS transistor with inherited BULK
- nmos1v_hvt 1.1 volt high Vt NMOS transistor
- nmos1v_hvt-3 1.1 volt high Vt NMOS transistor with inherited BULK
- nmos1v_lvt 1.1 volt low Vt NMOS transistor
- nmos1v_lvt_3 1.1 volt low Vt NMOS transistor with inherited BULK
- nmos1v_nat 1.1 volt native Vt NMOS transistor
- nmos1v_nat_3 1.1 volt native Vt NMOS transistor with inherited BULK
- nmos2v 1.8 volt nominal Vt NMOS transistor
- nmos2v_3 1.8 volt nominal Vt NMOS transistor with inherited BULK
- nmos2v_nat 1.8 volt native Vt NMOS transistor
- nmos2v_nat_3 1.8 volt native Vt NMOS transistor with inherited BULK
- pmos1v 1.1 volt nominal Vt PMOS transistor
- pmos1v_3 1.1 volt nominal Vt PMOS transistor with inherited BULK
- pmos1v_hvt 1.1 volt high Vt PMOS transistor
- pmos1v_hvt_3 1.1 volt high Vt PMOS transistor with inherited BULK
- pmos1v_lvt 1.1 volt low Vt PMOS transistor
- pmos1v_lvt_3 1.1 volt low Vt PMOS transistor with inherited BULK
- pmos2v 1.8 volt nominal Vt PMOS transistor
- pmos2v_3 1.8 volt nominal Vt PMOS transistor with inherited BULK