End sem 7; week 2 winter session 2025

Browse Source

...

This commit is contained in:

Aidan Sharpe

2025-01-15 17:59:04 -05:00

parent a00dde9ad4

commit a8d165aa1a

123 changed files with 19367 additions and 70 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

BIN

7th-Semester-Fall-2024/VLSI/labs/lab-4/graphics/half-adder-logic.png Normal file

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 156 KiB

BIN

7th-Semester-Fall-2024/VLSI/labs/lab-4/graphics/half-adder-schematic.png Normal file

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 15 KiB

BIN

7th-Semester-Fall-2024/VLSI/labs/lab-4/graphics/mux-2-1-layout.png Normal file

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 68 KiB

BIN

7th-Semester-Fall-2024/VLSI/labs/lab-4/graphics/mux-2-1-logic.png Normal file

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 74 KiB

BIN

7th-Semester-Fall-2024/VLSI/labs/lab-4/graphics/mux-2-1-schematic.png Normal file

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 10 KiB

BIN

7th-Semester-Fall-2024/VLSI/labs/lab-4/graphics/mux-2-1-symbol.png Normal file

Binary file not shown.

Side by Side After Width:  |  Height:  |  Size: 8.4 KiB