Adog64/Rowan-Classes
1
0
Fork 0
Code Issues 4 Pull Requests Packages Projects 1 Releases Wiki Activity

End sem 7; week 2 winter session 2025

Browse Source
This commit is contained in:
Aidan Sharpe
2025-01-15 17:59:04 -05:00
parent a00dde9ad4
commit a8d165aa1a
123 changed files with 19367 additions and 70 deletions
Download Patch File Download Diff File Expand all files Collapse all files

16
7th-Semester-Fall-2024/VLSI/labs/lab-3/lab-3.aux
View File

@@ -29,9 +29,21 @@
\newlabel{tbl:inv-delay}{{I}{3}{Inverter Delay Characteristics}{table.1}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {3}{\ignorespaces Inverter schematic symbol}}{3}{figure.3}\protected@file@percent }
\newlabel{fig:inv-symbol}{{3}{3}{Inverter schematic symbol}{figure.3}{}}
\@writefile{toc}{\contentsline {section}{\numberline {III}Conclusion}{3}{section.3}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {III}Transmission Gate}{3}{section.3}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {4}{\ignorespaces Inverter layout}}{3}{figure.4}\protected@file@percent }
\newlabel{fig:inv-layout}{{4}{3}{Inverter layout}{figure.4}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {5}{\ignorespaces Transmission gate schematic}}{3}{figure.5}\protected@file@percent }
\newlabel{fig:trans-schematic}{{5}{3}{Transmission gate schematic}{figure.5}{}}
\@writefile{toc}{\contentsline {section}{\numberline {IV}NAND Gate}{3}{section.4}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {6}{\ignorespaces Transmission gate timing diagram}}{4}{figure.6}\protected@file@percent }
\newlabel{fig:trans-signals}{{6}{4}{Transmission gate timing diagram}{figure.6}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {7}{\ignorespaces Transmission gate layout}}{4}{figure.7}\protected@file@percent }
\newlabel{fig:trans-layout}{{7}{4}{Transmission gate layout}{figure.7}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {8}{\ignorespaces Two-input CMOS NAND gate schematic}}{4}{figure.8}\protected@file@percent }
\newlabel{fig:nand-schematic}{{8}{4}{Two-input CMOS NAND gate schematic}{figure.8}{}}
\@writefile{toc}{\contentsline {section}{\numberline {V}Conclusion}{4}{section.5}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {II}{\ignorespaces NAND gate truth table}}{4}{table.2}\protected@file@percent }
\newlabel{tbl:nand-truth}{{II}{4}{NAND gate truth table}{table.2}{}}
\abx@aux@read@bbl@mdfivesum{66D8CCEED3AA0C3BA637E6C13B8A8AC2}
\abx@aux@defaultrefcontext{0}{VLSICircuitsSystems}{nty/global//global/global}
\gdef \@abspage@last{2}
\gdef \@abspage@last{3}