VLSI homework 10, ECOMMS homework 3
This commit is contained in:
@@ -0,0 +1,23 @@
|
||||
# VLSI Homework 10 - Aidan Sharpe
|
||||
|
||||
## Problem 1
|
||||
You are synthesizing a chip composed of random logic with an average activity factor of $\alpha = 0.1$. You are using a standard cell process with an average switching capacitance of $C_\text{avg} = 450$[pF/mm$^2$]. Estimate the dynamic power consumption of your chip if it has an area of 70[mm$^2$] and runs at 450[MHz] at $V_{DD} = 0.9$[V].
|
||||
|
||||
$P_\text{dynamic} = C_\text{sw} V_{DD}^2 f_\text{sw}$
|
||||
|
||||
```python
|
||||
alpha = 0.1 # Activity factor
|
||||
C_avg = 450E-12 # Average switching capacitance [F / mm^2]
|
||||
A = 70 # Chip area [mm^2]
|
||||
f = 450E+6 # Clock frequency [Hz]
|
||||
V_DD = 0.9 # Supply voltage [V]
|
||||
|
||||
C_sw = C_avg * A # Total switching capacitance [F]
|
||||
f_sw = alpha * f # Switching frequency [Hz]
|
||||
|
||||
P_sw = C_sw * V_DD**2 * f_sw # Dynamic power [W]
|
||||
|
||||
print(f"Dynamic Power: {P_sw}")
|
||||
```
|
||||
|
||||
$\boxed{P_\text{dynamic} = 1.148175\text{[W]}}$
|
||||
BIN
7th-Semester-Fall-2024/VLSI/homework/homework-10/homework-10.pdf
Normal file
BIN
7th-Semester-Fall-2024/VLSI/homework/homework-10/homework-10.pdf
Normal file
Binary file not shown.
@@ -0,0 +1,12 @@
|
||||
alpha = 0.1 # Activity factor
|
||||
C_avg = 450E-12 # Average switching capacitance [F / mm^2]
|
||||
A = 70 # Chip area [mm^2]
|
||||
f = 450E+6 # Clock frequency [Hz]
|
||||
V_DD = 0.9 # Supply voltage [V]
|
||||
|
||||
C_sw = C_avg * A # Total switching capacitance [F]
|
||||
f_sw = alpha * f # Switching frequency [Hz]
|
||||
|
||||
P_sw = C_sw * V_DD**2 * f_sw # Dynamic power [W]
|
||||
|
||||
print(f"Dynamic Power: {P_sw}")
|
||||
Reference in New Issue
Block a user