VLSI notes week 1 lecture 2

This commit is contained in:
Aidan Sharpe
2024-09-05 15:14:50 -04:00
parent cecea2e53d
commit 16f5ba9de2
33 changed files with 8605 additions and 19 deletions

View File

@@ -34,8 +34,16 @@
\@writefile{toc}{\contentsline {subsection}{\numberline {1.2.1}Power Supply Voltage}{2}{subsection.1.2.1}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {1.3}CMOS Transistor Theory}{2}{section.1.3}\protected@file@percent }
\BKM@entry{id=7,open,dest={73656374696F6E2E312E34},srcline={80}}{5C3337365C3337375C303030315C3030302E5C303030345C3030305C3034305C303030435C303030615C303030705C303030615C303030635C303030695C303030745C303030615C3030306E5C303030635C30303065}
\BKM@entry{id=8,open,dest={73656374696F6E2E312E35},srcline={83}}{5C3337365C3337375C303030315C3030302E5C303030355C3030305C3034305C3030304C5C3030306F5C303030675C303030695C303030635C303030615C3030306C5C3030305C3034305C303030475C303030615C303030745C303030655C3030305C3034305C303030545C303030725C303030755C303030745C303030685C3030305C3034305C303030545C303030615C303030625C3030306C5C303030655C30303073}
\@writefile{lof}{\contentsline {figure}{\numberline {1.1}{\ignorespaces nMOS dimensions}}{3}{figure.1.1}\protected@file@percent }
\newlabel{fig:nmos-dimensions}{{1.1}{3}{nMOS dimensions}{figure.1.1}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.4}Capacitance}{3}{section.1.4}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {1.5}Logical Gate Truth Tables}{3}{section.1.5}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1.1}{\ignorespaces Truth table of a NOT gate}}{3}{table.1.1}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1.2}{\ignorespaces Truth table of a NAND gate}}{3}{table.1.2}\protected@file@percent }
\BKM@entry{id=9,open,dest={73756273656374696F6E2E312E352E31},srcline={119}}{5C3337365C3337375C303030315C3030302E5C303030355C3030302E5C303030315C3030305C3034305C303030495C3030306D5C303030705C3030306C5C303030655C3030306D5C303030655C3030306E5C303030745C303030695C3030306E5C303030675C3030305C3034305C303030415C303030725C303030625C303030695C303030745C303030725C303030615C303030725C303030795C3030305C3034305C303030465C303030755C3030306E5C303030635C303030745C303030695C3030306F5C3030306E5C30303073}
\BKM@entry{id=10,open,dest={73656374696F6E2E312E36},srcline={126}}{5C3337365C3337375C303030315C3030302E5C303030365C3030305C3034305C3030304E5C3030306F5C3030306E5C303030695C303030645C303030655C303030615C3030306C5C3030305C3034305C303030545C303030725C303030615C3030306E5C303030735C303030695C303030735C303030745C3030306F5C303030725C3030305C3034305C303030545C303030685C303030655C3030306F5C303030725C30303079}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.5.1}Implementing Arbitrary Functions}{4}{subsection.1.5.1}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {1.6}Nonideal Transistor Theory}{4}{section.1.6}\protected@file@percent }
\ttl@finishall
\gdef \@abspage@last{4}
\gdef \@abspage@last{5}

View File

@@ -1,5 +1,5 @@
# Fdb version 4
["pdflatex"] 1725374475.95883 "VLSI.tex" "VLSI.pdf" "VLSI" 1725374478.1421 0
["pdflatex"] 1725542177.4851 "VLSI.tex" "VLSI.pdf" "VLSI" 1725542179.71441 0
"/usr/share/texlive/texmf-dist/fonts/enc/dvips/cm-super/cm-super-ts1.enc" 1136849721 2900 1537cc8184ad1792082cd229ecc269f4 ""
"/usr/share/texlive/texmf-dist/fonts/map/fontname/texfonts.map" 1577235249 3524 cb3e574dea2d1052e39280babc910dc8 ""
"/usr/share/texlive/texmf-dist/fonts/tfm/jknappen/ec/tcrm1000.tfm" 1136768653 1536 e07581a4bb3136ece9eeb4c3ffab8233 ""
@@ -285,9 +285,9 @@
"/usr/share/texlive/texmf-dist/web2c/texmf.cnf" 1684972800 40326 aba987258e6d6b6da5dec3a727ea174b ""
"/var/lib/texmf/fonts/map/pdftex/updmap/pdftex.map" 1695741510.34335 4547801 12750a1f41d88f5207b57129561a9960 ""
"/var/lib/texmf/web2c/pdftex/pdflatex.fmt" 1722032555 7862973 a15b23ac5eada6cf3ed022f3505aa497 ""
"VLSI.aux" 1725374477.97228 4229 2071a54146b034655e65e424eea708a1 "pdflatex"
"VLSI.tex" 1725374474.18326 3154 8f90a6376642e85a43b7b9e96be7f7c5 ""
"VLSI.toc" 1725374477.97528 517 4f219c338a06b2713864dd452803b122 "pdflatex"
"VLSI.aux" 1725542179.42916 6194 c3a0707bbf6a5ef31ae4499dd6328a82 "pdflatex"
"VLSI.tex" 1725542176.99112 4595 efa5b951a74bc9b1ac936c308290d190 ""
"VLSI.toc" 1725542179.43216 790 402697f04f6c7119971fb8b5e6c69835 "pdflatex"
"letterfonts.tex" 1725365318.26261 8702 ef32ca12e97530ef5734ca4adcb1f6b1 ""
"macros.tex" 1725365318.26261 3389 93000260d2aea292d29c76d4ace77a29 ""
"nmos-dimensions.png" 1725374106.95678 7695 6719b341c71f9194c220db4ca66a32c1 ""

View File

@@ -1,4 +1,4 @@
This is pdfTeX, Version 3.141592653-2.6-1.40.24 (TeX Live 2022/CVE-2023-32700 patched) (preloaded format=pdflatex 2024.7.26) 3 SEP 2024 10:41
This is pdfTeX, Version 3.141592653-2.6-1.40.24 (TeX Live 2022/CVE-2023-32700 patched) (preloaded format=pdflatex 2024.7.26) 5 SEP 2024 09:16
entering extended mode
restricted \write18 enabled.
file:line:error style messages enabled.
@@ -1277,14 +1277,14 @@ Chapter 1.
LaTeX Font Warning: Font shape `OT1/cmr/m/n' in size <5.5> not available
(Font) size <5> substituted on input line 27.
<nmos-dimensions.png, id=79, 85.2786pt x 35.1714pt>
<nmos-dimensions.png, id=88, 85.2786pt x 35.1714pt>
File: nmos-dimensions.png Graphic file (type png)
<use nmos-dimensions.png>
Package pdftex.def Info: nmos-dimensions.png used on input line 45.
(pdftex.def) Requested size: 245.71756pt x 101.35579pt.
[2
] [3 <./nmos-dimensions.png>] (./VLSI.aux)
] [3 <./nmos-dimensions.png>] [4] (./VLSI.aux)
LaTeX Font Warning: Size substitutions with differences
(Font) up to 0.5pt have occurred.
@@ -1294,18 +1294,18 @@ LaTeX Font Warning: Some font shapes were not available, defaults substituted.
)
Here is how much of TeX's memory you used:
52976 strings out of 476182
1224164 string characters out of 5796581
1884231 words of memory out of 6000000
72524 multiletter control sequences out of 15000+600000
53004 strings out of 476182
1224667 string characters out of 5796581
1883231 words of memory out of 6000000
72541 multiletter control sequences out of 15000+600000
541830 words of font info for 116 fonts, out of 8000000 for 9000
1137 hyphenation exceptions out of 8191
120i,9n,121p,699b,1718s stack positions out of 10000i,1000n,20000p,200000b,200000s
{/usr/share/texlive/texmf-dist/fonts/enc/dvips/cm-super/cm-super-ts1.enc}</usr/share/texlive/texmf-dist/fonts/type1/public/newpx/NewPXMI.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/newpx/NewPXMI_gnu.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/amsfonts/cm/cmbx10.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/amsfonts/cm/cmbx12.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/amsfonts/cm/cmr10.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/amsfonts/cm/cmr17.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/amsfonts/cm/cmr7.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/amsfonts/cm/cmr9.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/newpx/pxmiaX.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/newpx/pxsys.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/cm-super/sfrm1000.pfb></usr/share/texlive/texmf-dist/fonts/type1/public/newtx/txexs.pfb>
Output written on VLSI.pdf (4 pages, 134672 bytes).
Output written on VLSI.pdf (5 pages, 146407 bytes).
PDF statistics:
183 PDF objects out of 1000 (max. 8388607)
117 compressed objects within 2 object streams
18 named destinations out of 1000 (max. 500000)
230 words of extra memory for PDF output out of 10000 (max. 10000000)
214 PDF objects out of 1000 (max. 8388607)
144 compressed objects within 2 object streams
29 named destinations out of 1000 (max. 500000)
254 words of extra memory for PDF output out of 10000 (max. 10000000)

View File

@@ -41,7 +41,7 @@ A transistor that is on passes a finite amount of current dependent on terminal
\end{equation}
\begin{figure}
\centering
\center
\includegraphics[width=0.5\textwidth]{nmos-dimensions.png}
\caption{nMOS dimensions}
\label{fig:nmos-dimensions}
@@ -80,4 +80,48 @@ Since pMOS transistors pass power rather than creating a ground connection, they
\section{Capacitance}
The gate capacitance per micron is typically about 2fF.
\section{Logical Gate Truth Tables}
\begin{table}[!h]
\caption{Truth table of a NOT gate}
%\label{tbl:truth-not}
\begin{center}
\begin{tabular}{c | c}
in & out \\
\hline
1 & 0 \\
0 & 1 \\
\end{tabular}
\end{center}
\end{table}
\begin{table}[!h]
\caption{Truth table of a NAND gate}
\begin{center}
\begin{tabular}{c c | c}
A & B & Y \\
\hline
0 & 0 & 1 \\
0 & 1 & 1 \\
1 & 0 & 1 \\
1 & 1 & 0 \\
\end{tabular}
\end{center}
\end{table}
With the goal to set the correct output to $V_{DD}$ and GND, shorts must be avoided.
Simple guides:
\begin{enumerate}
\item nMOS can only pass "0"
\item pMOS can only pass "1"
\item Always use pMOS in a pull-up network and nMOS in a pull-down network, with the output between them
\item Only one of the two networks should be on at any given time
\end{enumerate}
\subsection{Implementing Arbitrary Functions}
Realize the pull-down network by inspection (looking at the truth table), and then use deMorgan's theorem to manipulate.
\ex{}
{
Given the function $F = \overline{A + BC}$, the pull-down network implements $A$ OR $B$ AND $C$. Keep in mind that MOSFETs in series have the effect of AND, and MOSFETs in parallel have the effect of OR. Next, use deMorgan's theorem to implement $\overline{A + BC}$ as a non-inverted function. This becomes $\bar{A} \cdot (\bar{B} + \bar{C})$. Finally, combine the pull-up and pull down networks.
}
\section{Nonideal Transistor Theory}
\end{document}

View File

@@ -4,4 +4,7 @@
\contentsline {subsection}{\numberline {1.2.1}Power Supply Voltage}{2}{subsection.1.2.1}%
\contentsline {section}{\numberline {1.3}CMOS Transistor Theory}{2}{section.1.3}%
\contentsline {section}{\numberline {1.4}Capacitance}{3}{section.1.4}%
\contentsline {section}{\numberline {1.5}Logical Gate Truth Tables}{3}{section.1.5}%
\contentsline {subsection}{\numberline {1.5.1}Implementing Arbitrary Functions}{4}{subsection.1.5.1}%
\contentsline {section}{\numberline {1.6}Nonideal Transistor Theory}{4}{section.1.6}%
\contentsfinish